Abstract-Novel techniques based on signal-conditioning are presented to mitigate timing errors in time-interleaved ADCs. A theoretical bound on the achievable spurious signal content, on applying the techniques, is also derived. Behavioral simulations corroborating the same are presented.
I. INTRODUCTION
Analog-to-digital converters (ADCs) constitute the primary interface between the natural world of communication medium (wireless, wireline, optical) and the digital regime of processors. Sophisticated communication techniques warrant modulation techniques that generate signals having large bandwidths and high dynamic ranges [1] . Such signals need to be digitized with a very high resolution in order to preserve their fidelity. Consequently, state-of-the-art ADCs are pushing the barriers of high speeds with a very high resolution. Of particular interest are applications like software-defined radio or cognitive radio where the favored band of interest can be anywhere in a very wide spectrum. Time-interleaving several low-rate noise-shaping ADCs has proved to be an efficient candidate for such applications, which essentially effect some form of RF bandpass sampling [2] . Let's take a closer look at the concept of time-interleaving.
A. Time-Interleaved ADCs: modeling
The basic architecture is illustrated in Fig. 1 . The incoming signal x(t) is processed by L parallel branches, such that each branch operates on the signal with a time-period LT s where T s is the overall sampling time for the ADC, satisfying F s = 1/T s (F s is the sampling frequency). It is assumed that x(t) is a band-limited signal with a bandwidth B such that Time-interleaved architectures, though seemingly very elegant for their power-economic low-rate individual ADCs, are plagued with issues attributed to mismatches between the individual branches. Three main mismatch sources can be identified, namely [5] • DC offsets • Gain mismatches • Timing mismatches Out of these three, the first two have been dealt in literature extensively, and satisfactory, low-cost solutions have been identified to mitigate their effects. The first two are easy to counter since channel-specific gain control and DC offset control/cancellation are easy to achieve in an economic way [3] , [4] . However, calibrating for phase mismatches (timing mismatches) proves to be a much more tedious task [5] since a simple scaling/subtraction operation does not suffice. Several techniques have been proposed in literature to alleviate the problem of timing-mismatches.
B. Prior-art
Most of the techniques to tackle timing mismatches are based on estimating the inter-channel timing error(s) and then shifting the sampling edge for each channel to match the correct edge using any form of digitally controlled delay elements [6] . The precision of the edge-matching obtained in these techniques, however is based on the size of the digital-to-time converter step-size t step (which may be poorly controlled over process, voltage, temperature variations) and hence can limit the overall signal-to-noise ratio (SNR) for high performance systems. An interesting idea to correct for timing mismatches is proposed in [7] , where the ADC outputs are digitally filtered (to implement an all-pass transfer function) to impart phase delays corresponding to τ i (phase skew in i-th channel). Practical considerations enforce the filters to be windowed using optimization algorithms. This technique, though somewhat independent of the minimum timing resolution, will naturally operate better for very high-order filters rendering a large power consumption operating at the sub-ADC frequency. There is also a rich literature of digital techniques that rely on perfect reconstruction (to varying extents) of the signal based on a maximally decimated filter bank [8] . These techniques [9] , [10] , in a generic sense, attempt to optimally find the synthesis filters for a given set of analysis filters, the latter being functions of the respective channel timing mismatches, τ i . In fact, it can be shown that the technique in [7] is a special case of perfect reconstruction. But these techniques are also highly digital-intensive and require long filters in each path for an appropriate signal recovery offsetting the purpose of economical power/area consumption.
In this paper, we propose a digital signal conditioning technique for an RF-bandpass sampling time-interleaved ADC to allay the timing-mismatch errors. The technique is decoupled from the complementary metal-oxide semiconductor (CMOS) technology node minimum timing resolution as well as obviates the need for long filters typical of most digital reconstruction systems. The proposed technique is developed as a dithered signal conditioning technique to correct the timing errors on an average sense and scrambling/shaping the instantaneous errors, so committed.
The paper is organized as follows. Section II presents the proposed technique in depth with necessary theoretical treatment. Behavioral simulation results are discussed in Section III while the paper is concluded in Section IV.
II. PROPOSED TECHNIQUE

A. Theory
Let the input to the system be x(t). The sampling time for the i-th ADC, with a timing skew of τ i , is
where
is the ideal sampling time at the k-th time instant.
The proposed technique bears analogy with a fractional-N phase-locked loop (PLL) multi-modulus divider. Let ∆ be a well-defined timing measure( ∆ >> τ i ). Then it suffices to jump between the edges defined by E = t i [n] ± k∆, ∀k ∈ N ∪ {0} in a definite manner to converge on to the exact edge in an average sense.
The proposed idea is illustrated in Fig. 2(a) . With an estimate of the timing errors, τ i between the branches (through post-calibration), a digital sequence r i [n] is generated for the i-th channel as shown. The different timing edges ∈ E 1 ⊂ E are then chosen based on the sequence r i [n] (due to hardware constraints, a smaller set E 1 is chosen). The cardinality of the set(and hence the span of r i [n]) E 1 is determined based on the available hardware complexity and power-cost. Fig.  2(b) illustrates the operation for r i [n] ∈ {−1, 0, 1}. When r i [n] = −1, sample A is chosen which is ∆ ahead of the actual timing-edge, while for r i [n] = 1, sample C is chosen which is ∆ behind the actual edge. For r i [n] = 0, sample B is chosen which corresponds to the actual sampling instant. Now, the sampling instant can be expressed as,
Hence, the sampled signal for the i-th channel can be represented as (in a Taylor's series approximation)
Hence, it suffices to cancel the error terms
by
An intuitive explanation of these conditions is proffered in Section II-B.
B. Scrambling the timing errors
We choose the edge set
We propose to select each one of these edges corresponding to the set r i [n] = {−1, 0, 1} with an element-wise correspondence. Let us assign the occurrence probabilities of the values of r i [n] as p −1 , p 0 , p 1 where the notations are self-explanantory. Then, we can construct,
where g is a small constant independent of all the ADCs and α i = τ i /∆ subject to the condition {p −1 , p 0 , p 1 } ∈ [0, 1].
The three equations in Eqn. 4 can be understood intuitively:
• {-1,0,1} is the span of r i [n]
• The timing errors go to zero on an average • The second-order error term is a constant independent of the ADCs Remark: The last statement should be noted carefully. The error introduced due to the second term is same for all the individual ADCs and loses potency to cause spurious tones (for a tonal input). The error power is instead spread over the entire band (scrambling) [11] . The technique, hence eliminates static timing errors in exchange of random noise (equivalent to jitter). Depending on the value of g and the oversampling ratio in the ADCs, the resultant SNR hit needs to be evaluated. The higher-order terms (from Eqn. 3) may still engender some residual non-linearity, but they are negligible for all practical purposes.
For further intuition, let us assume the clock signal to the i-th channel be a sinusoid sin(ω ck t), ω ck is the angular clock frequency . In presence of timing-error, τ i , the clock signal can be written as sin(ω ck (t + τ i )). With the proposed technique, though, the clock signal can be written as sin(ω ck (t + τ i + r i [n]∆)). The discerning reader should be able to identify this as clock corrupted by jitter whose variance is a direct function of the step-size ∆. However, unlike true clock jitter, the effect of jitter on the SNR can be significantly reduced by shaping r i [n] as described in Section II-C Implementation of the digital signal conditioning (DSC) block for scrambling in Fig. 2(a) is shown in Fig. 2(c) . 
C. Spectrally shaping the timing errors
The main idea proposed in this section is to generate the sequence r i [n] using a digital delta-sigma modulator (DDSM) as explained below. The technique is illustrated in Fig. 2(d) . The negative of the timing-error for each channel, −τ i , scaled by the quantity ∆, is passed through a digital delta-sigma modulator (DDSM) of order P with M output levels and the output of this DDSM is the control sequence r i [n]. The generated sequence r i [n] ensures that the selected edge converges to the correct edge on an average. A subtle but important point should be noted here. Even though the residual timing error is shaped out-of-band, since this error is different across channels, some residual second-order non-linearity may show up as spurious tones, but it can be proved theoretically (and substantiated through simulations) that this error contribution is typically much lower than the accepted quantization-error of the ADC, and hence does not cause an issue. It should, however, be kept in mind that a DDSM is prone to producing idle tones unless certain conditions are satisfied [12] . It has been proved in literature [12] , that the input to the DDSM should be bounded in
, where a is the step-size of the quantizer to prevent its overload. To further reduce the effect of limit-cycle tones,a small random signal
is added to the K bit input (LSB dithering) [14] , as shown in Fig. 2(d) . The output sequence r i [n] has an average of −τi ∆ while its quantization error power is spectrally secondorder shaped out of band [13] . Under such conditions, typical DDSM's with low values of P are stable. The second-order error term for the i-th channel from Eqn. (3) is the dominant residual error(since the first-order term is driven to zero by the design of the DDSM). The residual error-term for the i-th channel can be shown to be,
for a properly designed P -th order DDSM, since the error samples are independent of the input samples where f () is a bounded function of the loop-filter order and a is the step-size of the quantizer in the DDSM. This error power, is thus bounded for any given P as long as the no-overload condition for the DDSM quantizer is satisfied. In fact, the resultant spurious-free dynamic range (SFDR) of the ADC can be written as SFDR = 10 log 10 ( 4
2 ). Note: In this analysis, it is assumed that the channels are time-offset from a reference channel by the error τ i . Treating any one channel(k-th one) as the reference channel makes τ k = 0 where τ i = τ i − τ k . This observation does not distract from the given analysis and can be easily accounted for.
III. SIMULATION RESULTS
The simulation test-bench is described now. L, number of channels is chosen to be 4. Each channel ADC is configured to be a second-order sigma-delta ADC with 8 output levels corresponding to the RF-bandpass sampling ADC scenario [2] , with quantization noise spectral nulls forming near dc, F s /4 and F s /2 (which consequently constitute the passbands for the ADC). The input x(t) is chosen to be a sinusoid at a normalized frequency of 0.0078 which falls in the passband of the ADC. The shaping technique is shown for a second-order DDSM with four output levels i.e. r i [n] ∈ {−3, −1, 1, 3}, which implies a = 2 in Eqn. (6) while for the scrambling technique r i [n] ∈ {−1, 0, 1}. A 15% random timing mismatch as well as a 5% random mismatch in the step-size ∆ (∆ i corresponds to channel i) is assumed between the channels for all the simulations. Timing-errors show up as spurious tones around the nulls at F s /4 and F s /2. The different simulation conditions and the corresponding performances are enumerated in Table 1 while the spectra for Simulation numbers 1, 4 and 5 (from Table 1 ) are illustrated in Fig. 3 . As can be seen, the scrambling technique eliminates almost all channel-dependent errors resulting in an elevated noise-floor mainly corresponding to the g term from Eqn. 4 while for the shaping case, the spectral nulls are much deeper as expected, the residual noise being attributed to the residual error terms in Eqn. 6. It can be claimed that both the techniques are robust to typical uncertainties (15%) in the estimated values of ∆ i and τ i as shown in simulation numbers 4 and 5 in Table 1 ensuring a high dynamic range to cater to most communication standards. The reclaimed dynamic range through the use of the techniques is helpful because the schemes enable simultaneous digitization of signals falling in all the passbands. (we have shown signal in only one passband here, but the scheme can be seamlessly extended to accommodate signals from all the passbands). For instance, from Fig. 3 , a 2-tone signal (one at 0.0078 and another at 0.49) can be digitized with a high resolution using the proposed techniques, while spurious inband component(s) would degrade the accuracy if no technique is applied.
IV. CONCLUSION
Two power-efficient techniques, one based on scrambling the timing error components and another based on spectrally shaping the error components have been presented which rely on pure digital signal processing, thus obviating the reliance on long finite-impulse response (FIR) filters, technologydependent timing resolution etc.
